

FIG. 1

PRIOR ART




FIG. 2




FIG. 3





FIG. 4






FIG. 5




FIG. 6




FIG. 7

FIG. 8





FIG. 9



I/O Address Checker Circuit




FIG. 10

FIG. 11





FIG. 12






FIG. 13